

## IN THE CLAIMS

What is claimed is:

- 5        1.        A method of forming a dielectric layer comprising:  
  
             forming on a substrate a first insulating layer, which includes a  
  
             carbon doped oxide; and  
  
             forming a second insulating layer on the surface of the first  
  
             insulating layer, wherein the second insulating layer is under compressive  
10        stress and provides superior mechanical strength, when compared to the  
             mechanical strength of the first insulating layer.
2.        The method of claim 1 further comprising:  
  
             forming a third insulating layer, which includes a carbon doped  
             oxide, on the surface of the second insulating layer.
- 15        3.        The method of claim 2 wherein the first and third insulating layers  
             each consist essentially of a carbon doped oxide.
4.        The method of claim 3 wherein the carbon doped oxide included in  
             both the first and third insulating layers includes between about 5 and  
             about 50 atom % carbon.
- 20        5.        The method of claim 1 wherein the second insulating layer  
             comprises a material selected from the group consisting of silicon dioxide,  
             SiOF, silicon nitride, silicon oxynitride, and silicon carbide.
6.        The method of claim 2 wherein the first and third insulating layers  
             are each between about 150 and about 1,500 nanometers thick, and the

second insulating layer is between about 2 and about 300 nanometers thick.

7. The method of claim 2 further comprising:

forming a fourth insulating layer on the surface of the third insulating layer, wherein the fourth insulating layer provides superior mechanical strength, when compared to the mechanical strength of the third insulating layer.

8. The method of claim 7 wherein the fourth insulating layer is under compressive stress and is between about 2 and about 300 nanometers thick.

9. A method of forming a dielectric layer comprising:

forming on a substrate a first insulating layer, which includes a carbon doped oxide;

forming on the surface of the first insulating layer a second insulating layer comprising silicon dioxide;

forming a third insulating layer, which includes a carbon doped oxide, on the surface of the second insulating layer; and

forming on the surface of the third insulating layer a fourth insulating layer comprising silicon dioxide.

10. The method of claim 9 wherein the first and third insulating layers are each between about 150 and about 1,500 nanometers thick and the second and fourth insulating layers are each under compressive stress and each between about 2 and about 100 nanometers thick.

11. The method of claim 10 wherein the first and third insulating layers each consist essentially of a carbon doped oxide that includes between about 5 and about 50 atom % carbon.

12. A method of forming a dielectric layer comprising:

5 forming on a substrate a first insulating layer, which has a relatively low dielectric constant and relatively poor mechanical strength, that is between about 150 and about 1,500 nanometers thick;

10 forming on the surface of the first insulating layer a second insulating layer, which has a relatively high dielectric constant and superior mechanical strength, that is between about 2 and about 100 nanometers thick;

15 forming on the surface of the second insulating layer a third insulating layer, which has a relatively low dielectric constant and relatively poor mechanical strength, that is between about 150 and about 1,500 nanometers thick; and

forming on the surface of the third insulating layer a fourth insulating layer, which has a relatively high dielectric constant and superior mechanical strength, that is between about 2 and about 100 nanometers thick.

20 13. A semiconductor device having a dielectric layer that comprises:  
a first insulating layer, which includes a carbon doped oxide; and  
a second insulating layer, formed on the surface of the first insulating layer, that is under compressive stress and that provides

superior mechanical strength, when compared to the mechanical strength of the first insulating layer.

14. The semiconductor device of claim 13 further comprising a third insulating layer, which includes a carbon doped oxide, formed on the surface of the second insulating layer.

15. The semiconductor device of claim 14 wherein the first and third insulating layers each consist essentially of a carbon doped oxide, and the second insulating layer comprises a material selected from the group consisting of silicon dioxide, SiOF, silicon nitride, silicon oxynitride, and silicon carbide.

16. The semiconductor device of claim 15 wherein the carbon doped oxide included in both the first and third insulating layers includes between about 5 and about 50 atom % carbon.

17. The semiconductor device of claim 14 wherein the first and third insulating layers are each between about 150 and about 1,500 nanometers thick, and the second insulating layer is between about 2 and about 100 nanometers thick.

18. A semiconductor device having a dielectric layer that comprises:

a first insulating layer, which includes a carbon doped oxide;

a second insulating layer comprising silicon dioxide, which is formed on the surface of the first insulating layer;

a third insulating layer, which includes a carbon doped oxide, that is formed on the surface of the second insulating layer; and

a fourth insulating layer comprising silicon dioxide, which is formed on the surface of the third insulating layer.

19. The method of claim 18 wherein the first and third insulating layers are each between about 150 and about 1,500 nanometers thick and the second and fourth insulating layers are each under compressive stress and are each between about 2 and about 100 nanometers thick.

20. The method of claim 19 wherein the first and third insulating layers each consist essentially of a carbon doped oxide that includes between about 5 and about 50 atom % carbon.

21. A semiconductor device having a dielectric layer that comprises:

a first insulating layer, which has a relatively low dielectric constant and relatively poor mechanical strength, that is between about 150 and about 1,500 nanometers thick;

a second insulating layer, which is formed on the surface of the first insulating layer, that has a relatively high dielectric constant and superior mechanical strength and that is between about 2 and about 100 nanometers thick;

a third insulating layer, which is formed on the surface of the second insulating layer, that has a relatively low dielectric constant and relatively poor mechanical strength and that is between about 150 and about 1,500 nanometers thick; and

a fourth insulating layer, which is formed on the surface of the third insulating layer, that has a relatively high dielectric constant and superior

mechanical strength and that is between about 2 and about 100 nanometers thick.

22. The semiconductor device of claim 21 further comprising a dual damascene interconnect, in which a via has been etched through the first, second, third and fourth insulating layers, and in which a trench has been etched through the third and fourth insulating layers.

23. The semiconductor device of claim 22 wherein the second and fourth insulating layers are each under compressive stress.